In addition, with a virtual source model we are able to determine the intrinsic transport properties. These devices (L G = 200 nm) show a high injection velocity (v inj = 1.7 × 10 7 cm/s) with a performance degradation for array FETs predominantly due to an increase in series resistance.
I. INTRODUCTION

S
TRIVING toward ultrascaled devices, the transistor architecture and the material properties need consideration. The nanowire (NW) geometry offers advantageous electrostatic scaling [1] and the use of a high-κ gate dielectric allows reduced equivalent oxide thickness (EOT) without large gate leakage currents. InAs has a high injection velocity, ν inj , and allows simple fabrication of low resistance contacts [2] , [3] . High current densities have been demonstrated for thin InAs transistor channels [4] .
In this paper, we demonstrate dc characterization, modeling, and RF characterization of FETs consisting of arrays of vertical NWs (a-FETs) [5] - [7] . Our data for a-FETs show a threefold improvement on earlier data and we achieve transconductance values above 1 mS/μm for individual NWs. This is attributed to an improved bi-layer gate dielectric using Al 2 O 3 /HfO 2 , as well as more reliable processing with a thin Si 3 N 4 film, reducing the source series resistance [8] . From dc modeling, we identify the main limiting factors in the transistor layout. Manuscript 
II. DEVICE FABRICATION
Devices are fabricated on Si substrates cut from a 4-in Si wafer covered by a 300-nm-thick InAs contact layer (ICL). The Si is highly resistive and the InAs layer is grown without intentional doping (n = 3 × 10 18 cm −3 ) demonstrating a sheet resistance of 36 / . Definition of size and position of gold seed particles is made with electron-beamlithography and growth of InAs NWs is performed in an metalorganic-vapor-phase-epitaxy growth chamber at 420°C and with a Sn dopant flow corresponding to a doping level of ∼1 · 10 18 cm −3 [9] . For a-FETs, NWs are placed in zigzag rows to reduce the parasitic capacitance within the array [10] , with 300-nm spacing between each NW [ Fig. 1(a) and (b) ]. Devices are fabricated with 1, 52, 96, and 192 NWs and with two NW diameters; D NW = 45 nm and D NW = 28 nm [8] . In addition to the difference in size of catalytic gold particles, the rest of the growth conditions are identical. The dielectric is deposited in a Cambridge Savannah ALD process with 10 cycles of Al 2 O 3 at 250°C and 60 cycles of HfO 2 at 100°C, with a total thickness of 7 nm translating to an estimated EOT of 1.8 nm. The D NW = 28 nm have a thinner HfO 2 layer, yielding an estimated EOT = 1.3 nm. Subsequent to the ALD, the 2 × 2-cm 2 pieces are cleaved into four samples and each sample is thereafter processed individually. Devices are isolated by etching out sourcemesas from the ICL in a wet-etch procedure. A 60-nm-thick source-to-gate spacer layer is fabricated in a process where a 0018-9383 © 2013 IEEE Fig. 1(a) ] is conformaly formed on the NWs. The film is then selectively removed on the sides of the wires, while keeping the lateral film intact by protecting it with a polymer etch mask in a SF 6 dry-etch process [ Fig. 1(b) ]. The sputtered W-gate is defined to 200-nm length by the thickness of an etched down polymer etch mask, using a SF 6 dry-etch process similar as with the nitride. The gate-drain top spacer is fabricated with a spin-coated polymer resist, which is etchedback to ∼300 nm. The top contact metal consist of 250-nm sputtered Ti/W/Au. A schematic cross section of a device is shown in Fig. 1(c) . The ICL acts as source, and the top metal as the drain contact.
III. MEASUREMENTS AND SMALL-SIGNAL MODEL
DC characterization is performed with a Keithley 4200-SCS. For the D NW = 45-nm devices, transfer characteristics of a single NW FET (s-FET) and two a-FETs (52 and 192 NWs, respectively) are shown in Fig. 2(a) -(c), respectively. The peak transconductance is reduced for a-FETs as compared with the s-FETs, and the data are presented in Table I . Plots of output characteristics are shown in Fig. 3 (a) and (b) for an s-FET and an a-FET (52 NWs), respectively. In Fig. 3(c) , g m versus V GS for three s-FETs is shown. At V DS = 0.5 V, the best device show g m = 1.37 mS/μm. The s-FET device referred to as NW1 is the same in Fig. 3 (a) and (c). In Fig. 3(d) , transconductance for several devices have been plotted against the ON-resistance (R ON ) to correlate the transconductance with the access resistance. All our performance measures are normalized to circumference
where n is the number of NWs. For the D NW = 45-nm NWs, the uniform doping coupled with the large diameter causes a substantial band bending inside the NWs, which limits the off performance. This is strongly dependent on the NW doping and radius, as the Fermi level movement is restricted toward the valence band due to the increasing D it toward the valence band of InAs [11] . In Table I , we have as a reference included data for a 28-nm-diameter a-FET that shows a substantially improved subthreshold swing (SS). The fact that the thinner NWs show better off-state performance and lower DIBL is attributed to increased electrostatic control due to its smaller diameter and the thinner EOT. In contrast, a difference in conduction related to confinement effects is only expected for sub-15-nm NWs, as concluded from a simulation study of the band structure as a function of NW diameter scaling [12] . A further interesting point of reference is that the reported data for InAs NW FETs with D NW = 40 nm and L G = 35 nm show SS = 130 mV/decade, a value that is significantly lower than the reported values here. This dissimilarity can be attributed to the three times higher doping used in this paper, preventing full depletion of the channel [13] . amount of suboxides [11] . For comparison, the ITRS roadmap states that for the year 2015, multigate MOSFET devices for mm-wave applications should comply with S VG · L G · W G = 10.3 μm 2 μV 2 /Hz [17] . Hence, further work is required to reach the target goals within the roadmap.
The RF characterization is performed using an Aglient E8361A network analyzer from 60 MHz to 40 GHz at a RF power of −27 dBm [5] . For measurements, a-FETs with 192 NWs was chosen on the premises of having a higher absolute g m and a scanning electron microscopy (SEM) image of the InAs mesa structure of one such device is shown in Fig. 5(a) . The highlighted areas show the location where contact vias and pads will be formed in later stages. The deduced current gain, h 21 , and unilateral power gain, U , for the best device is shown in Fig. 5(b) , for which f t = 14.6 GHz and f max = 30.0 GHz at V DS = 1.0 V, and V GS = −0.45 V and −0.60 V, respectively. The RF data are fitted to a standard MOSFET small-signal model [5] where the parasitic elements are included in Fig. 5(c) . For simplicity, impact ionization was not accounted for as it turned out to have negligible effect in fitting to the measured data. Statistics over four devices show f t in an interval of 9.7-17.4 GHz and f max of 20.3-30.0 GHz, at V DS = 1.0 V.
IV. DC DEVICE MODELING
To describe the transistor characteristics of the D NW = 45-nm devices, a virtual source (VS) model is fitted to the measured dc data [18] . The model is based on a channel charge equation and also provides a coherent intrinsic gate capacitance [19] . Modeled devices are chosen on the premises of low R ON in combination with less pronounced impact ionization, thus being able to neglect the later. Since a direct measurement of the NW contact and channel resistivity is difficult, we do a simultaneous fit of the VS-model parameters with estimates of the source/drain resistance. For a s-FET (referred as NW1), assuming a NW resistivity of 1.0 × 10 −3 cm [20] and a first spacer layer thickness of 67 nm (60-nm Si 3 N 4 + 7 nm high-κ), we obtain R S = 65 μm. The metal-ICL contact resistance is measured to be in the order of 2 and for simplicity it is counted as a constituent of the ICL. For the s-FET, the 18 series resistance contribution from the ICL, corresponding to 2.5 μm, can be ignored. Fitting the data in Fig. 3(a) gives R D = 141 μm, equivalent to 300 nm resist top spacer thickness [translating to 160-nm nongated resistive NW segment length, see Fig. 1(c) ] and in agreement with the experimental implementation. At a gate length of L G = 200 nm, we obtain values of mobility, μ LOW−FIELD = 1300 cm 2 /V s and ν inj = 1.7 × 10 7 cm/s. While the rather low mobility can be expected for a highly doped surface channel, the injection velocity is in the same range as reported for an InAs HEMT of similar gate length [2] (ν inj ∼2 × 10 7 cm/s).
To analyze a-FETs, the fitted model for the s-FET is expanded and fitted to an a-FET with 52 NWs. The significant increase in R ON for a-FETs compared with s-FETs can in part be explained by the undoped ICL that adds 18 source series resistance, see Fig. 6 . To obtain a good fit, however, it is needed to reduce ν inj by ∼30% and also increase the resistivity of the NWs by a factor of around four, and this fitting is shown in Fig. 3(b) . The decrease in ν inj can be explained by longer channels for a-FETs as compared with the s-FET (as well as thicker spacer layers) due to the defining polymer resist, used for the etch-back of the gate that tends to become thicker around arrays. The steep increase in series resistance can, however, not be explained simply by a thicker gate-drain separation. Instead, it must be considered that the doping incorporation of the surfactant Sn is higher for single NWs as compared with NWs grown in arrays due to the limited collection area for the a-FETs during the vapor-liquidsolid growth. The radial band bending inefficiency for the 45-nm-diameter NW FETs, as described earlier, can effectively be modeled as a parasitic parallel conduction. For the measured s-FET in Fig. 3(a) , it is in the order of 0.25 mS/μm. For a-FETs, this value is ∼4-6 times lower; however, the transfer characteristics are not significantly improved compared with s-FETs as the transconductance is reduced by a similar factor due to series resistance. The variance in characteristics between devices with equal number of NWs is thought to be related to diameter variation (NWs in arrays typically vary between 40-45 nm) in combination with variations of separation layer thicknesses over the sample. To compare the effect of the reduced v inj with the effect of external resistances, we plot calculated values for the extrinsic transconductance, g m , ext, , as a function of R ON , in Fig. 3(d) using the VS model. In the plot there [21] . Here, g d is the output conductance. From the average experimental data for the s-FETs shown in Fig. 3(c) , we deduce a value for the intrinsic transconductance, g mi = 2.4 mS/μm. For the a-FETs, this value range between 0.5-0.7 mS/μm.
The total parallel resistance contributions from the un-gated segments of the NWs are shown in Fig. 6 
V. RF DEVICE MODELING
Performing electrostatic simulations of the capacitances of the de-embedded structure of 12 × 12 μm 2 [5] , that is the overlapping source-gate and gate-drain areas, as shown in Fig. 5(a) with the overlapping rectangles, the parasitic capacitances C gs,p and C gd,p are determined to 131 fF and 16 fF, respectively. The substantially larger C GS,p originates from the thinner source spacer layer and higher permittivity of the Si 3 N 4 as compared with the drain spacer. Considering the low density of states for InAs, the high frequency intrinsic gate capacitance, C gg,i , for 192 NWs is simulated to be in the interval of 6-23 fF for V GS -V T varying between −0.5 and 0.5 V, at V DS = 1 V. Considering the low measurement gate bias and assuming that the C gg,i contribution lies in the middle of the given range, the simulated number (C gg,tot = 5.95 fF/μm) is 13% larger than the number extracted from the measurement (C gg,tot = 5.27 fF/μm). Actual pad size difference compared with the patterned area as well as uncertainty in the spacer layer thicknesses and dielectric constants are likely the reasons for the deviation between measured and calculated capacitances. The extracted g m , int of 0.53 mS/μm corresponds to a g m , ext of 0.36 mS/μm, which can be related to the maximum g m , ext measured at dc for the same device (g m , ext = 0.30 mS/μm, 20% lower). The low V GS in the measurement for maximum f t and f max suggest a shift in V T as compared with dc (V T = −0.45 V for V DS = 1 V). Both the shift in V T and the increase in g m can be related to slow traps that are not responding at higher frequencies, thus explaining the lowering of the V T and a frequency dependent g m [22] . Comparing the series resistances from the RF model extraction with those from the VS model fitting of the dc measurements, they are found to be fairly similar. The RF extraction gives R S = 34 and R D = 33 while the dc measurements translates into R S = 28 and R D = 33 .
VI. DISCUSSION
Based on the data presented in this paper we draw some general conclusions regarding III-V NWs and their implementation; although high intrinsic performance, that is high transconductance and drive currents, has been demonstrated in various forms of III-V NWs [4] , [14] - [16] , it is clear that the implementation of RF-compatible devices still is a challenge. Analysis of planar III-V MOSFETs [23] show that the control of the access resistance is one of the key parameters to increase the transconductance and to obtain attractive RF-properties. The method used in the implementation presented here, that is uniform doping of the transistor channel, needs further refinement beyond diameter scaling in order to avoid increase in the access resistance. Increased doping control may be one alternative to reduce the source/drain resistance [9] . Alternatively, the access regions may be regrown, although at the cost of parasitic capacitance [10] . A heterobarrier may also be included into the channel to increase the carrier control [24] . It appears that a combination of these appraoches may be required to fully exploit the potential of the high III-V injection velocity for RF-compatible MOSFETs in either vertical or lateral geometry.
VII. CONCLUSION
The performance of s-FET has been evaluated (g m , ext = 1.37 mS/μm). Based on a VS model we are able to accurately model and determine intrinsic transport properties including v inj = 1.7 × 10 7 cm/s. The performance is degraded by series resistance for devices consisting of arrays of NWs. The introduction of a thin Al 2 O 3 film combined with an outer HfO 2 film may be responsible for the measured reduction in 1/ f -noise compared with similar devices fabricated with HfO 2 only.
